Reducing Parasitic Electrical Parameters with a Planar Interconnection Packaging Structure | IEEE Conference Publication | IEEE Xplore