VAX hardware for the proposed IEEE floating-point standard

The proposed IEEE floating-point standard has been implemented in a substitute floating-point accelerator for the VAX
^∗∗
11/780. We explain how features of the proposed standard influenced the design of the new processor. By comparing it with the original VAX accelerator, we illustrate the differences between hardware for the proposed standard and hardware for a more traditional floating-point architecture.