A capacitance compensated high isolation and low insertion loss series PIN diode SPDT switch

This paper presents a method for compensating the input capacitance components of PIN diodes circuits in a series SPDT switch using a short circuited stub in order to provide low insertion loss and high isolation. The trial SPDT switch was designed at 2 GHz. The measurement results showed good agreement with simulation results except for a frequency shift in the isolation.