Parallel Logic Simulation: Myth or Reality? | IEEE Journals & Magazine | IEEE Xplore