Effect of on-chip ESD protection on 10 Gb/s receivers

Parasitic elements at the input of a high-speed receiver may limit bandwidth. A test chip was designed to quantify the impact of ESD protection on the performance of a 10 Gb/s receiver. Negative capacitance circuits are shown to improve signal integrity and their impact on ESD resiliency is measured.