Exploiting Instruction Level Parallelism In Processors By Caching Scheduled Groups | IEEE Conference Publication | IEEE Xplore