Impact of SEU configurations on a SRAM cell response at circuit level | IEEE Conference Publication | IEEE Xplore