An optimal algorithm for layer assignment of bus escape routing on PCBs | IEEE Conference Publication | IEEE Xplore