Data Memory Minimisation For Synchronous Data Flow Graphs Emulated On DSP-FPGA Targets | IEEE Conference Publication | IEEE Xplore