Sizing of current conveyors by means of an Ant Colony Optimization technique

An adaptation of the Ant Colony Optimization technique to the optimal sizing of analog circuits is presented. Details of the developed algorithm are given in the following. An application to the optimal sizing of CMOS inverted second generation current conveyors is presented, and comparison results with published works are highlighted. SPICE simulation results are given to show the viability of the proposed algorithm.