An early-completion-detecting ALU for a 1 GHz 64 b datapath

A technique with the advantages of pipelining and pseudo-asynchronous design is used to design a 1 GHz ALU datapath including a register file and bypass circuits. Cycle time is reduced from 1.5 ns to 1 ns. Transistor count is increased by only 23%.