Atomic scale simulation of a junctionless silicon nanowire transistor

We have simulated silicon nanowire junctionless transistors with a 3 nm gate length within a Density Functional Theory (DFT) framework. We explored the response of transistors to source-drain bias, V
DS
, and gate voltage, V
g
. Also, the effect of bulk and surface adatom in the wire cross section was evaluated.