An encoding technique for design and optimization of combinational logic circuit | IEEE Conference Publication | IEEE Xplore