Exploration and enhancement of P1619-based crypto-cores for efficient performance

A comparison of two novel P1619 XTS-AES architectures, is presented in this paper. Two of the architectures are introduced for the first time and are aiming in either cost- or performance-efficient operation. The implementations are based on the use of a single or dual AES cores for simultaneous Tweak value calculation and block encoding/decoding operations.