Packaging of SOI motherboards for highspeed all optical router applications

In this paper we present packaging developments around SOI high speed all optical router boards. We shall prove the feasibility of our approach by experimental figures for pigtailing power penalty.