Dynamically reconfiguration of PLL using FPGA

This paper generally relates to phase locked loops and more particularly to reconfiguration of phase locked loops used for signal synchronization on integrated circuit chips. A circuit to dynamically reconfigure the clock frequency of a synchronous digital system according to the changing needs of the application is described in this paper. The circuit changes the clock frequency with a minimal time penalty and offers glitch free, reliable operation.