Fully Depleted Strained Silicon-on-Insulator p-MOSFETs With Recessed and Embedded Silicon–Germanium Source/Drain

Strained p-MOSFETs with recessed and embedded silicon–germanium (eSiGe) source/drain (S/D) are fabricated on either silicon-on-insulator (SOI) or strained SOI (sSOI) substrates of 15-nm body thickness. For a gate voltage overdrive of
$-$
1 V and a gate length
$L$
of 60 nm, p-MOSFETs on SOI (sSOI) with eSiGe exhibit a 37% (18%) saturation drive current enhancement compared to standard sSOI structures with Si S/D. The low field mobility and series resistance are extracted in order to understand the performance boost induced by the eSiGe process. The significant
$I_{\rm ON}$
improvement of SOI pMOS with eSiGe S/D compared to sSOI pMOS with Si S/D is attributed to a 65% mobility enhancement and to a 30% series-resistance reduction with respect to sSOI pMOS with Si S/D at
$L = \hbox{60}\ \hbox{nm}$
.