Design and analysis of a 7-level cascaded multilevel inverter with dual SDCSs | IEEE Conference Publication | IEEE Xplore