A generic system simulator (GENESYS) for ASIC technology and architecture beyond 2001

GENESYS, a hierarchical tool for exploring future ASIC technology and architecture, is described and employed to project high-performance ASIC power drain and clock frequency, a roadmap for interconnect design, and performance, energy, and area limits.