Incorporating hardware-in-the-loop simulation and ADALINE for shunt active power filter design | IEEE Conference Publication | IEEE Xplore