Design of A 100MHz – 1.66GHz, 0.13µm CMOS phase locked loop

A fully integrated charge-pump phase-locked loop (PLL) is described. The PLL is designed and simulated in a 0.13 CMOS technology. The PLL lock range is from 100MHz to 1.66GHz.