The challenges and limitations on triple level cell geometry and process beyond 20 nm NAND Flash technology | IEEE Conference Publication | IEEE Xplore