A 10 bits Pipeline Current Mode A/D Converter

The Redundant Signed Digit (RSD) algorithm has been successfully applied to cyclic and pipeline analog to digital converters [1][2]. It is superior to the Convertional Restoring (CR) algorithm regarding cancellation of offset errors, speed and an additional bit. In this paper, we consider the advantages resulting from an implementation in a current-mode pipeline analog to digital converter.