A Self-aligned Gate Definition Process with Submicron Gaps

A self-aligned gate definition process is proposed. Spacings between adjacent gates of 0.5 μm and smaller are fabricated. The spacing is realized by an edge-etch technique, combined with anisotropic plasma etching of the single poly-silicon layer. Straight gaps with minor width variation are fabricated. Minority carrier life-time and breakdown voltage are not affected.