Improving Three-Dimensional Semiconductor Modeling through Layout and Process Flow Analysis | IEEE Conference Publication | IEEE Xplore