An Optimized Poly-Buffered LOCOS Process for a 0.35 μm CMOS Technology

For a 0.35 μm CMOS technology, an optimized poly buffered LOCOS process is necessary in order to meet the design rules. In this paper, the feasibility of this isolation scheme is demonstrated.