9.5×9.5mm2-Area Recrystallization, 6μm-Viahole Filling and Thin 1/4μm CMOS SOI Designing for Realizing Three-Dimensional Integrated Circuit | IEEE Conference Publication | IEEE Xplore