A maximally-digital radio receiver front-end

A radio receiver with reduced analog circuits contains two ADCs placed immediately after the mixers. All filtering, offset compensation and variable gain are realised in the digital domain. The overall receiver chain, including ADCs, consumes 12 mW and occupies 0.07 mm
²
in a 40 nm standard digital CMOS technology.