A package pin-block planner considering chip-package interconnects optimization | IEEE Conference Publication | IEEE Xplore