Improving switched current memory cells, performances via the Particle Swarm Optimization technique

This brief paper deals with using the particle swarm optimization metaheuristic for optimally sizing switched current (SI) memory cells, namely the class AB grounded gate SI memory cell. Pareto front is generated while optimizing two main conflicting performances: maximizing both the signal to noise ratio and the sampling frequency. SPICE simulation results are presented to validate obtained sizing.