Charge injection induced sample and hold error analysis

This paper analysis the charge injection induced error in CMOS switched capacitor circuits. For this purpose, the basic S/H topology is used and an on-off transition model is considered, for both n and p channel switches. The transient error voltage behavior is presented. The final error value dependence on circuit parameters is analyzed and compared with simulation results.