Design Methodology of Concatenate Code for Extended RS Combined with Rotational Invariant TCM code

Implementation of concatenate code has various problems such as frame synchronization and clock utilization for design on the FPGA chip. This paper proposed an efficient design methodology for serial concatenation coding of cable systems and fabrication on the FPGA chip Vertex II pro xc2vp30-5, Xilinx.