Efficient testability enhancement for combinational circuit | IEEE Conference Publication | IEEE Xplore