Lumped models for Vias in multilayered PCBs | IEEE Conference Publication | IEEE Xplore