Experimental study and analysis of soft errors in 90nm Xilinx FPGA and beyond

The Xilinx methodology used for soft error test and measurement in FPGAs is exposed. The technology scaling impact on SER from 250 nm down to 65 nm is presented and analyzed by comparing beam and real time testing. Some trends are presented and analyzed.