Speeding up power estimation by topological analysis

We present an efficient technique to speedup the power estimation process for combinational circuits. Our approach is based on a topological analysis of the underlying circuit using the concept of supergates. We also present an optimal algorithm for calculating the supergate structures. In addition to speeding up, we also point out that certain nodes in a given circuit are more crucial than other nodes to be estimated accurately. Experimental results are very encouraging.