Evaluation of the upset risk in CMOS SRAM through full three dimensional simulation

Upsets caused by incident heavy ions on CMOS static RAMs are studied. Three dimensional device simulations, based on a description of a full epitaxial CMOS inverter, and experimental results are reported for evaluation of single and multiple bit error risk. The particular influences of hit location and incidence angle are examined.