A 500 MHz 288 kb CMOS SRAM macro for on-chip cache

A 288 kb (4 kw by 72 b) embedded SRAM macro operates at 500 MHz. A modular design using a double-stage clock generator achieves the word-bit size flexibility required for embedded SRAM. This macro is intended to be used as an on-chip cache for high-speed CPUs.