Efficient CTC interleaver and deinterleaver for the WiMAX standard

This paper presents an interleaving and de-interleaving architecture for efficient CTC decoding for the WiMAX standard. The proposed architecture reduces the decoding latency to half the conventional one's latency and supports a single SISO structure. The proposed one was implemented and verified in the FPGA board.