ESD device design strategy for high speed I/O in 45nm SOI technology | IEEE Conference Publication | IEEE Xplore