Design of adaptive mesh routing chip

Design of an adaptive router chip with minimum possible delay is described. The designed router is for message passing between computers which are connected in 2D mesh topology. The implemented algorithm is the negative-first adaptive wormhole routing algorithm which is deadlock free, livelock free, minimal, and maximally adaptive. The functional blocks of the router and asynchronous interfaces between routers were verified with VHDL modeling and simulation. Future enhancements for dynamic fault handling features are discussed.<
>