Tailoring functional units and memory in a high performance Prolog architecture | IEEE Conference Publication | IEEE Xplore