Symbolic layout for rapid full-custom prototyping of high-speed telecommunications chips | IEEE Conference Publication | IEEE Xplore