A new method for two dimensional symbolic compaction of IC layout | IEEE Conference Publication | IEEE Xplore