On pixel xignal processing for MAPS sparsified readout implemented in CMOS VLSI technology

The paper presents on pixel signal processing for data sparsification in MAPS detector for high energy physics application. It includes correlated double sampling, signal discrimination and analog information storing on each single pixel. A chip with the described architecture was fabricated in STMicroelectronics 130 nm CMOS technology.