Heterostructure Barriers in Wrap Gated Nanowire FETs | IEEE Journals & Magazine | IEEE Xplore