A Dividing Ratio Changeable Digital PLL with Low Output Phase Noise | IEEE Conference Publication | IEEE Xplore