Carrier Phase Lock Loops Tested with Different Input Waves

In this work, we will study the carrier phase lock loop (CPLL) when the input carrier changes its shape. The CPLL has four prototypes which are the analog, the hybrid, the combinational and the sequential. The input carrier can be a sinusoidal wave, a triangular wave or a rectangular wave. The objective is to study the four synchronizer types and to observe their jitter behaviors as function of the input carrier SNR (signal- noise ratio), when the carrier changes its shape between the three mentioned waves.