PoP/CSP warpage evaluation and viscoelastic modeling

The purpose of this paper was to evaluate the critical factors for package-on-package (PoP) and chip scale package (CSP) warpage control through experiments and modeling. Shadow moire was used to measure package warpage from room temperature to reflow temperature. The impact of new developments in laminate substrate technology including thin core and emerging low CTE core materials were emphasized in addition to the effects of die size and mold compound material. Warpage data for the package stackable flip chip CSP (PSfcCSP) used in high end PoP stacks as well as the newly developed thru-mold-via (TMV) technology were also reported. The evaluation showed the TMV technology had much less warpage than the conventional type of bare die PSfcCSP. A viscoelastic warpage model was developed to correlate the design of experiments (DOE) data. The viscoelastic property of four different mold compound materials was measured to obtain master curves and time temperature shifting functions by curve fitting the stress relaxation data. The correlation showed the results from the viscoelastic warpage models consistently agreed well with the test data in a wide range of design parameter space covered by the DOE. Furthermore, chemical shrinkage data was integrated with the viscoelastic relaxation to properly model the warpage during the mold curing step. The correlation data showed this was a much more effective approach to accurately model the actual shrinkage effect on warpage.