Improved Analytical I-V model for polygonal-shape enclosed layout transistors | IEEE Conference Publication | IEEE Xplore